In late 1992 Oxford Parallel set out to develop a classification scheme for FPGA3 architectures, with the ultimate aim of identifying the most appropriate architectures for use with the hardware synthesis tools previously developed in the Oxford University Computing Laboratory [1].